1		
2		
3		
4		CLAIMS
5	1.	A method for detecting process variations, the method comprising the steps of:
6		controlling count gate control by a first circuit;
7		generating at least one clock count by a second circuit; and
8		outputting results of the clock count by a third circuit.
9		
10	2.	The method of claim 1, wherein the step of controlling comprises the steps of:
<u>Fi</u>		activating a scan signal;
		toggling a clock signal; and
13	•	setting a reset signal on.
14 15 16 16	3.	The method of claim 2, wherein the step of controlling further comprises the steps of:
16		selecting an oscillator by activating and toggling the signals;
17		enabling the oscillator; and
18		setting the reset signal off.
19		
20	4.	The method of claim 2, wherein the step of controlling further comprises the step of
21		toggling the clock signal for a period of time.
22		
23	5.	The method of claim 1, wherein the step of generating further comprises the steps of:
24		outputting the count into a counter; and
25		reading the count into a scan chain.
26		
27	6.	The method of claim 4, wherein the step of toggling further comprises the step of
28		storing the output of the toggle in a counter.

•		·
2		
3	7.	The method of claim 5, further comprises the step of toggling the clock for reading out
4		the clock count.
5		
6	8.	The method of claim 1, further comprising the step of communicating with a JTAG
7		interface.
8		
9	9.	The method of claim 4, further comprises the step of communicating with a JTAC
-1 0 -1 1		interface.
1 2	10.	An apparatus to detect process variations comprising:
1 13		a first circuit to select a clock;
14		a second circuit connected to the first circuit to generate at least one clock count; and
		a third circuit connected to the first circuit to output a result of the clock count.
4 7	11.	The apparatus of claim 10, wherein the first circuit comprises:
18		a scan signal; and
19		a clock signal, wherein the scan signal and the clock signal turn on at least one clock.
20		
21	12.	The apparatus of claim 11, wherein the first circuit further comprises:
22		a reset signal; and
23		an enable signal, wherein the enable signal enables the at least one clock.
24		
25	13.	The apparatus of claim 11, wherein the clock signal is toggled for a period of time
26		
27	14.	The apparatus of claim 13, wherein the second circuit further comprises outputting a
28		count of the toggle.

1		
2		
3	15.	The apparatus of claim 14, wherein the third circuit comprises:
4		a counter; and
5		a scan chain, wherein the scan chain is connected to the counter.
6		
7	16.	The apparatus of claim 15, wherein the count is input to the counter.
8		
9	17.	The apparatus of claim 15, wherein the reset signal is input to the counter.
10		
	18.	The apparatus of claim 16, wherein the scan chain further comprises a read signal,
		wherein the read signal reads the count into the scan chain.
#3 #4 4 4	19.	The apparatus of claim 18, wherein the clock signal is toggled to read out the count
[] 15	25.	from the scan chain.
16		
[] 17	20.	The apparatus of claim 10, wherein communicates with a JTAG interface.
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		